Things on this page are fragmentary and immature notes/thoughts of the author. Please read with your own judgement!

Latency	Operations
<=1ns	accessing CPU registers CPU clock cycle L1 cache
1-10ns	L2 cache branch mispredict
10-100ns	L3 cache mutex lock/unlock main memory referencing
100-1000ns	trapping of system call md5 …